We claim:

- 1 1. A method for transmission of transmission or received data between two
- 2 adjacent, series-connected modules in a transmission/reception path of a device for
- 3 production and processing of data bursts, which is contained in a device for
- 4 transmission and reception of data without the use of wires, the method comprising the
- 5 steps of:
- 6 when transmission data is being transmitted without the use of wires, the two
- 7 modules are a part of the transmission path, and transmission data is
- 8 transmitted from a first of the two modules to a second of the two modules,
- 9 information relating to the validity of the transmission data is transmitted from
- the first module to the second module, and information relating to the reception
- of valid transmission data is transmitted from the second module to the first
- module, and
- 13 when received data is received without the use of wires, the two modules are a
- part of the reception path, and received data is transmitted from the second
- module to the first module, information relating to the validity of the received
- data is transmitted from the second module to the first module, and information
- 17 relating to the reception of valid received data is transmitted from the first
- 18 module to the second module.
- 1 2. The method as claimed in claim 1, wherein
- 2 information relating to the completion of a data transmission, in particular
- relating to the completion of the transmission of a data packet, is transmitted
- 4 from the first module to the second module during transmission, and is
- 5 transmitted from the second module to the first module during reception.

- 1 3. The method as claimed in claim 1, wherein
- 2 the first module and the second module are connected to one another by means
- of hard wiring, in which connections for data and information transmission
- between the first module and the second module are defined by software
- 5 which, for this purpose, in particular sets registers.
- 1 4. The method as claimed in claim 1, wherein
- 2 a clock transmitter unit produces a clock signal which, in particular, is at a
- 3 clock rate of 26 MHz.
- 1 5. The method as claimed in claim 4, wherein
- 2 the transmission of data and/or information starts and ends with a clock signal
- 3 from the clock transmitter unit.
- 1 6. The method as claimed in claim 4, wherein
- 2 the clock signal is a binary square-wave signal.
- 1 7. The method as claimed in claim 6, wherein
- 2 the transmission of data and/or information starts and ends with a change in the
- 3 binary square-wave signal from a bit0 state to a bit1 state, or from a bit1 state
- 4 to a bit0 state.
- 1 8. The method as claimed in claim 1, wherein
- 2 the data comprises bit strings.
- 1 9. The method as claimed in claim 1, wherein
- 2 the information relating to the validity of the data and/or the information
- 3 relating to the reception of valid data and/or the information relating to the

14

4 completion of a data transmission have/has binary states.

- 1 10. The method as claimed in claim 9, wherein
- 2 during the transmission of valid data, the information relating to the validity of
- 3 the data is transmitted in a bit1 state or in a bit0 state.
- 1 11. The method as claimed in claim 10, wherein
- 2 when one of the modules receives data and when the module receives
- 3 information relating to the validity of the data in a high state, a pulse is
- 4 transmitted in a bit1 state or in a bit0 state as information relating to the
- 5 reception of valid data from the module.
- 1 12. The method as claimed in claim 9, wherein
- 2 after the completion of the transmission of data by one of the modules and
- after the valid reception of the data by the respective module other than the
- 4 transmitting module, the information relating to the completion of a data
- 5 transmission is sent in a bit1 state or in a bit0 state.
- 1 13. The method as claimed in claim 1, wherein
- 2 the at least two series-connected modules can be selected from the totality of a
- 3 list of modules which comprises the following modules:
- 4 a module for access to a memory unit,
- 5 a module with a CVSD coder and/or CVSD decoder,
- 6 a module with an ADPCM unit,
- 7 a module with a CRC generator and/or a CRC processor,
- 8 a module for scrambling and/or descrambling of data,
- 9 a module with a scrambler and/or descrambler,
- 10 a module with an FEC unit,
- 11 a module with a FIFO memory, and
- 12 a module with a unit for transmission and/or for reception of data, with
- 13 the selected modules being integrated in particular on a common fixed
- substrate.